This image was acquired from
wikimedia. It was marked as Public Domain or CC0 and is free to use. To verify, go to the source and check the information there.
Keywords from Image Description:
Stage Pipeline.svg en diagram showing the stage of execution reached by five consecutive instructions in stage microprocessor At clock cycle the st instruction is in the memory access phase the second is in the execute phase the third in the instruction decode phase the fourth in the instruction fetch phase and the fifth hasn't