Schematic of silicon nanowire . In this schematic image silicon nanowire is shown surrounded by stack of thin layers of material called dielectrics which store electrical charge NIST scientists determined the best arrangement for this dielectric stack for the optimal construction of silicon nanowirebased memory devices See also nist